SPEC Seal of Reviewal CINT2000 Result
Copyright © 1999-2004 Standard Performance Evaluation Corporation
Compaq Computer Corporation
AlphaServer ES45 Model 68/1000
SPECint_rate2000 = 15.6  
SPECint_rate_base2000 = 14.3  
SPEC license # 2 Tested by: Compaq NH Test date: Jun-2001 Hardware Avail: Oct-2001 Software Avail: Aug-2001
Graph Scale Benchmark Base
Copies
Base
Runtime
Base
Ratio
Copies Runtime Ratio
164.gzip base result bar (10.7)
164.gzip peak result bar (10.9)
164.gzip 2 302    10.7   2 299    10.9  
175.vpr base result bar (12.2)
175.vpr peak result bar (12.4)
175.vpr 2 266    12.2   2 263    12.4  
176.gcc base result bar (16.1)
176.gcc peak result bar (17.8)
176.gcc 2 159    16.1   2 143    17.8  
181.mcf base result bar (12.5)
181.mcf peak result bar (16.4)
181.mcf 2 335    12.5   2 255    16.4  
186.crafty base result bar (18.4)
186.crafty peak result bar (18.4)
186.crafty 2 126    18.4   2 126    18.4  
197.parser base result bar (9.69)
197.parser peak result bar (12.1)
197.parser 2 431    9.69  2 344    12.1  
252.eon base result bar (18.6)
252.eon peak result bar (18.9)
252.eon 2 162    18.6   2 159    18.9  
253.perlbmk base result bar (14.7)
253.perlbmk peak result bar (15.4)
253.perlbmk 2 284    14.7   2 272    15.4  
254.gap base result bar (10.3)
254.gap peak result bar (12.2)
254.gap 2 248    10.3   2 209    12.2  
255.vortex base result bar (19.5)
255.vortex peak result bar (21.1)
255.vortex 2 226    19.5   2 209    21.1  
256.bzip2 base result bar (15.3)
256.bzip2 peak result bar (16.5)
256.bzip2 2 227    15.3   2 211    16.5  
300.twolf base result bar (18.5)
300.twolf peak result bar (18.7)
300.twolf 2 377    18.5   2 372    18.7  
  SPECint_rate_base2000 14.3    
  SPECint_rate2000 15.6  

Hardware
Hardware Vendor: Compaq Computer Corporation
Model Name: AlphaServer ES45 Model 68/1000
CPU: Alpha 21264C
CPU MHz: 1000
FPU: Integrated
CPU(s) enabled: 2 cores, 2 chips, 1 core/chip
CPU(s) orderable: 1 to 4
Parallel: No
Primary Cache: 64KB(I)+64KB(D) on chip
Secondary Cache: 8MB off chip per CPU
L3 Cache: None
Other Cache: None
Memory: 32GB
Disk Subsystem: 2x 10000 RPM: BD018635C4 BD0186349B
Other Hardware: None
Software
Operating System: Tru64 UNIX V5.1
+Patch Kit 2
Compiler: Compaq C V6.4-214-46B59
Program Analysis Tools V2.0
Spike V5.2 DTK (1.461 46B5P)
Compaq C++ V6.3-010-46B2F
File System: AdvFS
System State: Multi-user
Notes / Tuning Information
 Baseline C  : cc  -arch ev6 -fast +CFB ONESTEP 
          C++: cxx -arch ev6 -O2        ONESTEP 
 
 Peak: 
   All but 252.eon: cc -g3 -arch ev6 ONESTEP
      164.gzip: -fast -O4 -non_shared +CFB 
       175.vpr: -fast -O4 -assume restricted_pointers +CFB 
       176.gcc: -fast -O4 -xtaso_short -all -ldensemalloc -none
                +CFB +IFB 
       181.mcf: -fast -xtaso_short +CFB +IFB +PFB
    186.crafty: same as base
    197.parser: -fast -O4 -xtaso_short -non_shared +CFB
       252.eon: cxx -arch ev6 -O2 -all -ldensemalloc -none 
   253.perlbmk: -fast -non_shared +CFB +IFB 
       254.gap: -fast -O4 -non_shared +CFB +IFB +PFB 
    255.vortex: -fast -non_shared +CFB +IFB
     256.bzip2: -fast -O4 -non_shared +CFB 
     300.twolf: -fast -O4 -assume restricted_pointers -all 
                -ldensemalloc -none +CFB +IFB

 Most benchmarks are built using one or more types of 
 profile-driven feedback.  The types used are designated
 by abbreviations in the notes:

 +CFB: Code generation is optimized by the compiler, using 
       feedback from a training run.  These commands are
       done before the first compile (in phase "fdo_pre0"):

            mkdir /tmp/pp
            rm -f /tmp/pp/${baseexe}*

       and these flags are added to the first and second compiles:

            PASS1_CFLAGS = -prof_gen_noopt -prof_dir /tmp/pp
            PASS2_CFLAGS = -prof_use       -prof_dir /tmp/pp
 
      (Peak builds use /tmp/pp above; base builds use /tmp/pb.)

 +IFB: Icache usage is improved by the post-link-time optimizer 
       Spike, using feedback from a training run.  These commands
       are used (in phase "fdo_postN"):  

            mv ${baseexe} oldexe
            spike oldexe -feedback oldexe -o ${baseexe}

 +PFB: Prefetches are improved by the post-link-time optimizer 
       Spike, using feedback from a training run.  These
       commands are used (in phase "fdo_post_makeN"):

            rm -f *Counts*
            mv ${baseexe} oldexe
            pixie -stats dstride oldexe 1>pixie.out 2>pixie.err
            mv oldexe.pixie ${baseexe}

       A training run is carried out (in phase "fdo_runN"), and 
       then this command (in phase "fdo_postN"):

            spike oldexe -fb oldexe -stride_prefetch -o ${baseexe}

 When Spike is used for both Icache and Prefetch improvements, 
 only one spike command is actually issued, with the Icache 
 options followed by the Prefetch options.
 
 Portability: gcc: -Dalloca=__builtin_alloca; crafty: -DALPHA
 perlbmk: -DSPEC_CPU2000_DUNIX; vortex: -DSPEC_CPU2000_LP64
 gap: -DSYS_HAS_CALLOC_PROTO -DSYS_IS_BSD -DSYS_HAS_IOCTL_PROTO 
      -DSPEC_CPU2000_LP64
  
 Information on UNIX V5.1 Patches can be found at
 http://ftp1.service.digital.com/public/unix/v5.1/
  
 
 Spike, and the Program Analysis Tools, are part of the Developers' 
 Tool Kit Supplement, http://www.tru64unix.compaq.com/dtk/ .  The
 features used in this SPEC submission will be available at the web 
 site as a beta kit in August, 2001, and as a production release in
 October, 2001.  The C compiler for this SPEC submission has been
 available at the same location, as a production release, since
 May, 2001.


For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2004 Standard Performance Evaluation Corporation

First published at SPEC.org on 06-Nov-2001

Generated on Wed Apr 13 13:10:28 2005 by SPEC CPU2000 HTML formatter v1.01