SPEC Seal of Reviewal CINT2000 Result
Copyright © 1999-2005 Standard Performance Evaluation Corporation
Hewlett-Packard Company
ProLiant BL480c (3.0GHz, Intel Xeon processor 5160)
SPECint_rate2000 = 121    
SPECint_rate_base2000 = 121    
SPEC license # 3 Tested by: Hewlett-Packard Company Test date: Jun-2006 Hardware Avail: Jun-2006 Software Avail: May-2006
Graph Scale Benchmark Base
Copies
Base
Runtime
Base
Ratio
Copies Runtime Ratio
164.gzip base result bar (83.0)
164.gzip peak result bar (83.2)
164.gzip 4 78.3  83.0   4 78.1  83.2  
175.vpr base result bar (83.5)
175.vpr peak result bar (87.6)
175.vpr 4 77.8  83.5   4 74.1  87.6  
176.gcc base result bar (123)
176.gcc peak result bar (123)
176.gcc 4 41.4  123     4 41.4  123    
181.mcf base result bar (100)
181.mcf peak result bar (101)
181.mcf 4 83.2  100     4 83.1  101    
186.crafty base result bar (127)
186.crafty peak result bar (127)
186.crafty 4 36.5  127     4 36.5  127    
197.parser base result bar (101)
197.parser peak result bar (101)
197.parser 4 82.6  101     4 83.0  101    
252.eon base result bar (182)
252.eon peak result bar (181)
252.eon 4 33.2  182     4 33.3  181    
253.perlbmk base result bar (158)
253.perlbmk peak result bar (159)
253.perlbmk 4 52.9  158     4 52.5  159    
254.gap base result bar (113)
254.gap peak result bar (114)
254.gap 4 45.1  113     4 44.7  114    
255.vortex base result bar (194)
255.vortex peak result bar (194)
255.vortex 4 45.4  194     4 45.5  194    
256.bzip2 base result bar (85.7)
256.bzip2 peak result bar (85.7)
256.bzip2 4 81.2  85.7   4 81.2  85.7  
300.twolf base result bar (159)
300.twolf peak result bar (159)
300.twolf 4 87.4  159     4 87.4  159    
  SPECint_rate_base2000 121      
  SPECint_rate2000 121    

Hardware
Hardware Vendor: Hewlett-Packard Company
Model Name: ProLiant BL480c (3.0GHz, Intel Xeon processor 5160)
CPU: Intel Xeon processor 5160 (3.0GHz, 4MB L2 shared, 1333MHz bus)
CPU MHz: 3000
FPU: Integrated
CPU(s) enabled: 4 cores, 2 chips, 2 cores/chip
CPU(s) orderable: 1,2 chips
Parallel: No
Primary Cache: 32KBI + 32KBD (on chip) per core
Secondary Cache: 4096KB(I+D) (on chip) shared
L3 Cache: N/A
Other Cache: N/A
Memory: 8x1024MB PC2-5300F
Disk Subsystem: 2x36GB 10K SAS
Other Hardware:
Software
Operating System: Windows Server 2003 Enterprise SP1
Compiler: Intel C++ Compiler for 32-bit applications,
(Version 9.1 Build 20060323Z)
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 7.0
File System: NTFS
System State: Default
Notes / Tuning Information
 +FDO: PASS1=-Qprof_gen  PASS2=-Qprof_use

 Base tuning for C programs:   -fast         +FDO  ONESTEP=yes shlw32M.lib
 Base tuning for C++ programs: -fast -Qcxx_features +FDO  ONESTEP=yes
 Portability flags:
   176.gcc: -Dalloca=_alloca /F10000000 
   186.crafty: -DNT_i386
   253.perlbmk: -DSPEC_CPU2000_NTOS -DPERLDLL /MT
   254.gap: -DSYS_HAS_CALLOC_PROTO -DSYS_HAS_MALLOC_PROTO
 Peak tuning:
   164.gzip:     -fast               +FDO  ONESTEP=yes 
   175.vpr:      -fast               +FDO  ONESTEP=yes
   176.gcc:      basepeak=1
   181.mcf:      -fast               +FDO  ONESTEP=yes shlw32M.lib
   186.crafty:   -fast -Oa           +FDO  ONESTEP=yes shlw32M.lib 
   197.parser:   -fast               +FDO  ONESTEP=yes
   252.eon:      -fast               +FDO
   253.perlbmk:  -fast -Oa           +FDO  ONESTEP=yes shlw32M.lib
   254.gap:      -fast               +FDO  ONESTEP=yes
   255.vortex:   -fast               +FDO  ONESTEP=yes shlw32M.lib
   256.bzip2:    basepeak=1
   300.twolf:    -fast               +FDO              shlw32M.lib
 BIOS Configuration Notes
   Power Regulator set to Static High
   Adjacent Sector Prefetch disabled


For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2005 Standard Performance Evaluation Corporation

First published at SPEC.org on 27-Jun-2006

Generated on Tue Jun 27 18:46:00 2006 by SPEC CPU2000 HTML formatter v1.01