SPEC Seal of Reviewal CINT2000 Result
Copyright © 1999-2005 Standard Performance Evaluation Corporation
Dell
PowerEdge 1950 (Intel Xeon processor E5320, 1.86 GHz)
SPECint_rate2000 = 148    
SPECint_rate_base2000 = 148    
SPEC license # 55 Tested by: Dell, Inc., Round Rock, TX Test date: Nov-2006 Hardware Avail: Dec-2006 Software Avail: May-2006
Graph Scale Benchmark Base
Copies
Base
Runtime
Base
Ratio
Copies Runtime Ratio
164.gzip base result bar (103)
164.gzip peak result bar (103)
164.gzip 8 126    103     8 127    103    
175.vpr base result bar (107)
175.vpr peak result bar (108)
175.vpr 8 122    107     8 120    108    
176.gcc base result bar (169)
176.gcc peak result bar (169)
176.gcc 8 60.4  169     8 60.4  169    
181.mcf base result bar (108)
181.mcf peak result bar (108)
181.mcf 8 155    108     8 155    108    
186.crafty base result bar (158)
186.crafty peak result bar (157)
186.crafty 8 58.9  158     8 58.9  157    
197.parser base result bar (128)
197.parser peak result bar (128)
197.parser 8 131    128     8 131    128    
252.eon base result bar (226)
252.eon peak result bar (226)
252.eon 8 53.4  226     8 53.3  226    
253.perlbmk base result bar (203)
253.perlbmk peak result bar (203)
253.perlbmk 8 82.2  203     8 82.2  203    
254.gap base result bar (110)
254.gap peak result bar (111)
254.gap 8 93.2  110     8 92.4  111    
255.vortex base result bar (252)
255.vortex peak result bar (252)
255.vortex 8 69.8  252     8 69.8  252    
256.bzip2 base result bar (111)
256.bzip2 peak result bar (111)
256.bzip2 8 125    111     8 125    111    
300.twolf base result bar (197)
300.twolf peak result bar (197)
300.twolf 8 141    197     8 141    197    
  SPECint_rate_base2000 148      
  SPECint_rate2000 148    

Hardware
Hardware Vendor: Dell
Model Name: PowerEdge 1950 (Intel Xeon processor E5320, 1.86 GHz)
CPU: Quad-Core Intel Xeon processor E5320 (1066 MHz system bus)
CPU MHz: 1866
FPU: Integrated
CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip
CPU(s) orderable: 1,2 chips
Parallel: No
Primary Cache: 32KB(I) + 32KB(D) on chip, per core
Secondary Cache: 8 MB I+D on chip, per chip (4 MB shared per 2 cores)
L3 Cache: N/A
Other Cache: N/A
Memory: 8 GB (8 x 1 GB 667 MHz CL5 FB-DIMM DDR2 SDRAM)
Disk Subsystem: 1 x 80GB SATA 7200 RPM
Other Hardware: None
Software
Operating System: Microsoft Windows Server 2003 Enterprise x64 Edition + SP1 (64-bit)
Compiler: Intel C++ Compiler 9.1 for IA32(20060519Z)
Microsoft Visual Studio .NET 2003(7.1.3088)
MicroQuill SmartHeap Library 8.0
File System: NTFS
System State: Default
Notes / Tuning Information
 GENERAL
   ONESTEP=yes
   +FDO:   PASS1=-Qprof_gen  PASS2=-Qprof_use
 PORTABILITY FLAGS
   176.gcc:     -Dalloca=_alloca /F10000000
   186.crafty:  -DNT_i386
   253.perlbmk: -DSPEC_CPU2000_NTOS -DPERLDLL /MT
   254.gap:     -DSYS_HAS_CALLOC_PROTO -DSYS_HAS_MALLOC_PROTO
 BASE TUNING
   C:           -fast +FDO shlW32M.lib
   C++:         -fast -Qcxx_features +FDO
 PEAK TUNING
   164.gzip:    -fast +FDO
   175.vpr:     -fast +FDO
   176.gcc:     basepeak=yes
   181.mcf:     basepeak=yes
   186.crafty:  -fast -Oa +FDO shlW32M.lib
   197.parser:  -fast +FDO
   252.eon:     -fast +FDO
   253.perlbmk: basepeak=yes
   254.gap:     -fast +FDO
   255.vortex   basepeak=yes
   256.bzip2:   -fast -Qunroll1 -Oa +FDO
   300.twolf:   basepeak=yes
 BIOS SETTINGS
   Adjacent Cache Line Prefetch disabled in BIOS


For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2005 Standard Performance Evaluation Corporation

First published at SPEC.org on 29-Nov-2006

Generated on Wed Nov 29 15:37:20 2006 by SPEC CPU2000 HTML formatter v1.01