



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant ML350 G5
(3.16 GHz, Intel Xeon processor X5460)

SPECint®2006 =

SPECint_base2006

Test date: Jan-2008
Hardware Availability: Jan-2008
Software Availability: Nov-2007

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

400.perlbench

401.bzip2

403.gcc

429.mcf

445.gobmk

456.hmmer

458.sjeng

462.libquantum

464.h264ref

471.omnetpp

473.astar

483

Hardware

CPU Name: Intel Xeon X5460
CPU Characteristics: 3.16 GHz, 2x6 MB L2 shared, 1333 MHz system bus
CPU MHz: 3166
FPU: Integrated
CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 10 (x86_64) SP1
Kernel 2.6.16.46-0.12-smp
Compiler: Intel C++ Compiler for applications running on IA-32 and Intel 64, Version 10.1
Build 20070913 Package ID: 1_cc_p_10.1.008
Auto Parallel: Yes
File System: ext2
System State: Multi-user run level 3

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant ML350 G5
(3.16 GHz, Intel Xeon processor X5460)

SPECint2006 = **NC**
SPECint_base2006 = **NC**

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

Test date: Jan-2008
Hardware Availability: Jan-2008
Software Availability: Nov-2007

SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Secondary Cache: 12 MB I+D on chip per chip, 6 MB shared / 2 cores
L3 Cache: None
Other Cache: None
Memory: 32 GB (8x4 GB PC2-5300F CL5)
Disk Subsystem: 1x72 GB 15 K SAS
Other Hardware: None

Base Processors: 32-bit
Link Pointers: 32/64-bit
Other Software: MicroQuill SmartHeap Library 8.1
binutils-2.17.50

Result Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
401.bzip2	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
403.gcc	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
429.mcf	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
445.gobmk	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
456.hammer	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
458.sjeng	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
462.libquantum	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
464.h264ref	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
471.omnetpp	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
473.astar	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
483.xs	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

'ulimit -s unlimited' was used to set the stacksize to unlimited prior to run
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to physical,0
KMP_STACKSIZE set to 64M



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant ML350 G5
(3.16 GHz, Intel Xeon processor X5460)

SPECint2006 =

SPECint_base2006

Test date: Jan-2008
Hardware Availability: Jan-2008
Software Availability: Nov-2007

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Base Other Flags (Continued)

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc

401.bzip2: /opt/intel/cce/10.1.008/bin/icc
-L/opt/intel/cce/10.1.008/lib
-I/opt/intel/cce/10.1.008/include

456.hmmcr: /opt/intel/cce/10.1.008/bin/icc
-L/opt/intel/cce/10.1.008/lib
-I/opt/intel/cce/10.1.008/include

C++ benchmarks:
icpc

Peak Portability Flags

400.perlbmk: -DSPEC_CPU_LINUX_IA32
-DSPEC_CPU_LP64
456.hmmcr: -DSPEC_CPU_LP64
403.libquantum: -DSPEC_CPU_LINUX
483.splancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant ML350 G5
(3.16 GHz, Intel Xeon processor X5460)

SPECint2006 =

SPECint_base2006

Test date: Jan-2008
Hardware Availability: Jan-2008
Software Availability: Nov-2007

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Peak Optimization Flags (Continued)

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -fast -ansi-alias -prefetch

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -fast -prefetch -auto-ilp32

403.gcc: -fast -inline -calloc -opt-malloc-options=3

429.mcf: -fast -prefetch

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xT -O2 -ipo -no-prec-div -ansi-alias

456.hmmcr: -fast -unroll4 -ansi-alias -opt-multi-version-aggressive -auto-ilp32

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -fast -unroll4

462.libquantum: -fast -unroll4 -Ob0 -prefetch -opt-streaming-stores always -vec-guard-write -opt-malloc-options=3 -parallel -par-runtime-control

464.t264ref: -prof-gen(pass 1) -prof-use(pass 2) -fast -unroll2 -ansi-alias

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xT -O3 -ipo -no-prec-div -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs -L/cpu2006/SmartHeap_8.1/lib -lsmarheap

473.astar: -prof-gen(pass 1) -prof-use(pass 2) -xT -O3 -ipo -no-prec-div -ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs -L/cpu2006/SmartHeap_8.1/lib -lsmarheap

483.xalanbmk: basepeak = yes



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant ML350 G5
(3.16 GHz, Intel Xeon processor X5460)

SPECint2006 =

SPECint_base2006

Test date: Jan-2008
Hardware Availability: Jan-2008
Software Availability: Nov-2007

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to report this result can be browsed at
<http://www.spec.org/cpu2006/flags/HP-Intel-ic10.1-linux-int-flags.20090713.html>

You can also download the XML flags source by saving the following link:
<http://www.spec.org/cpu2006/flags/HP-Intel-ic10.1-linux-int-flags.20090713.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.0.
Report generated on Tue Jul 22 16:05:52 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 23 January 2008.