



# SPEC® CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

**SPECint®\_rate2006 = 1850**

**SPECint\_rate\_base2006 = 1770**

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014



### Hardware

CPU Name: Intel Xeon E5-4650 v3  
 CPU Characteristics: Intel Turbo Boost Technology up to 2.80 GHz  
 CPU MHz: 2100  
 FPU: Integrated  
 CPU(s) enabled: 48 cores, 4 chips, 12 cores/chip, 2 threads/core  
 CPU(s) orderable: 2,4 chip  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 256 KB I+D on chip per core  
 L3 Cache: 30 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 512 GB (32 x 16 GB 2Rx4 PC4-2133P-R)  
 Disk Subsystem: 1 x 300 GB SAS, 15K RPM  
 Other Hardware: None

### Software

Operating System: SUSE Linux Enterprise Server 12 (x86\_64) 3.12.28-4-default  
 Compiler: C/C++: Version 15.0.0.090 of Intel C++ Studio XE for Linux  
 Auto Parallel: No  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 32-bit  
 Peak Pointers: 32/64-bit  
 Other Software: Microquill SmartHeap V10.0



# SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

SPECint\_rate2006 = 1850

SPECint\_rate\_base2006 = 1770

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

Test date: Aug-2015  
Hardware Availability: Jun-2015  
Software Availability: Nov-2014

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	96	731	1280	737	1270	<u>731</u>	<u>1280</u>	96	583	1610	<u>583</u>	<u>1610</u>	585	1600
401.bzip2	96	1075	862	1076	861	<u>1076</u>	<u>861</u>	96	<u>1028</u>	<u>901</u>	1028	902	1029	901
403.gcc	96	<u>568</u>	<u>1360</u>	568	1360	567	1360	96	564	1370	<u>565</u>	<u>1370</u>	570	1350
429.mcf	96	366	2390	<u>366</u>	<u>2390</u>	365	2400	96	366	2390	<u>366</u>	<u>2390</u>	365	2400
445.gobmk	96	842	1200	<u>842</u>	<u>1200</u>	843	1190	96	835	1210	<u>836</u>	<u>1200</u>	836	1200
456.hammer	96	<u>349</u>	<u>2560</u>	358	2500	347	2580	96	316	2830	<u>317</u>	<u>2830</u>	317	2830
458.sjeng	96	916	1270	<u>916</u>	<u>1270</u>	916	1270	96	878	1320	879	1320	<u>878</u>	<u>1320</u>
462.libquantum	96	110	18000	<u>111</u>	<u>18000</u>	111	18000	96	110	18000	<u>111</u>	<u>18000</u>	111	18000
464.h264ref	96	1016	2090	<u>1019</u>	<u>2080</u>	1043	2040	96	1021	2080	986	2160	<u>1004</u>	<u>2120</u>
471.omnetpp	96	615	975	<u>619</u>	<u>970</u>	620	968	96	587	1020	<u>586</u>	<u>1020</u>	583	1030
473.astar	96	688	979	683	986	<u>686</u>	<u>983</u>	96	688	979	683	986	<u>686</u>	<u>983</u>
483.xalancbmk	96	347	1910	346	1920	<u>346</u>	<u>1910</u>	96	347	1910	346	1920	<u>346</u>	<u>1910</u>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Configuraton:  
CPU performance set to Enterprise  
Power Technology set to Energy-Efficient  
Energy Performance BIAS setting set to Balanced Performance  
Memory RAS configuration set to Maximum Performance  
LV DDR Mode set to Performance-mode  
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914  
\$Rev: 6914 \$ \$Date:: 2014-06-25 #\$ e3fbb8667b5a285932ceab81e28219e1  
running on linux-616o Fri Aug 7 11:10:23 2015

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz  
4 "physical id"s (chips)

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

**SPECint\_rate2006 = 1850**

**SPECint\_rate\_base2006 = 1770**

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Aug-2015  
**Hardware Availability:** Jun-2015  
**Software Availability:** Nov-2014

### Platform Notes (Continued)

96 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 12
siblings  : 24
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 13
cache size : 30720 KB
```

```
From /proc/meminfo
MemTotal:      529329124 kB
HugePages_Total:    0
Hugepagesize:    2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 0
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12"
VERSION_ID="12"
PRETTY_NAME="SUSE Linux Enterprise Server 12"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12"
```

```
uname -a:
Linux linux-616o 3.12.28-4-default #1 SMP Thu Sep 25 17:02:34 UTC 2014
(9879bd4) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Aug 7 11:05

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdc2       xfs   250G   84G  167G  34% /
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B420M4.2.2.5.0.043020152304 04/30/2015  
Memory:

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

SPECint\_rate2006 = 1850

SPECint\_rate\_base2006 = 1770

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

## Platform Notes (Continued)

32x 0xCE00 M393A2G40DB0-CPB 16 GB 2 rank 2133 MHz  
16x NO DIMM NO DIMM

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i5-4670K CPU + 16GB memory using RedHat EL 7.0

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop\_caches

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/composer\_xe\_2015/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/composer\_xe\_2015/lib/ia32

## Base Portability Flags

400.perlbench: -DSPEC\_CPU\_LINUX\_IA32

462.libquantum: -DSPEC\_CPU\_LINUX

483.xalancbmk: -DSPEC\_CPU\_LINUX

## Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch

-opt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch

-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap



# SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

**SPECint\_rate2006 = 1850**

**SPECint\_rate\_base2006 = 1770**

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Aug-2015  
**Hardware Availability:** Jun-2015  
**Software Availability:** Nov-2014

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32 -L/opt/intel/composer\_xe\_2015/lib/ia32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32 -L/opt/intel/composer\_xe\_2015/lib/ia32

## Peak Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64

401.bzip2: -DSPEC\_CPU\_LP64

456.hmmer: -DSPEC\_CPU\_LP64

458.sjeng: -DSPEC\_CPU\_LP64

462.libquantum: -DSPEC\_CPU\_LINUX

483.xalancbmk: -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

**SPECint\_rate2006 = 1850**

**SPECint\_rate\_base2006 = 1770**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2015

**Hardware Availability:** Jun-2015

**Software Availability:** Nov-2014

## Peak Optimization Flags (Continued)

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)  
-ansi-alias -opt-mem-layout-trans=3

456.hmmr: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs  
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.xml>



# SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4650 v3, 2.10 GHz)

SPECint\_rate2006 = 1850

SPECint\_rate\_base2006 = 1770

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Tue Aug 25 17:54:00 2015 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 25 August 2015.