SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7262 8-core) Processor)

SPECrate®2017_fp_base = 165

SPECrate®2017_fp_peak = 168

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2022
Hardware Availability: Aug-2021
Software Availability: Dec-2021



Hardware

CPU Name:	AMD EPYC 7262
Max MHz:	3400
Nominal:	3200
Enabled:	16 cores, 2 chips, 2 threads/core
Orderable:	1,2 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	512 KB I+D on chip per core
L3:	128 MB I+D on chip per chip, 16 MB per core
Other:	None
Memory:	2 TB (16 x 128 GB 4Rx4 PC4-3200AA-L, running at 1600)
Storage:	1 x 960 GB M.2 SSD SATA
Other:	None

Software

OS:	SUSE Linux Enterprise Server 15 SP2 (x86_64) kernel version 5.3.18-22-default
Compiler:	C/C++/Fortran: Version 3.2.0 of AOCC
Parallel:	No
Firmware:	Version 4.2.1 released Feb-2022
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	jemalloc: jemalloc memory allocator library v5.1.0
Power Management:	BIOS and OS set to prefer performance at the cost of additional power usage

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	32	803	400	802	400	**803**	**400**	16	**382**	**420**	382	420	381	421
507.cactuBSSN_r	32	**199**	**204**	199	204	199	204	32	**199**	**204**	199	204	199	204
508.namd_r	32	**316**	**96.3**	316	96.3	316	96.3	32	315	96.6	315	96.6	**315**	**96.6**
510.parest_r	32	471	178	**471**	**178**	470	178	32	471	178	**471**	**178**	470	178
511.povray_r	32	**528**	**141**	529	141	527	142	32	**528**	**141**	529	141	527	142
519.lbm_r	32	395	85.4	**395**	**85.4**	394	85.5	32	356	94.8	**356**	**94.8**	355	94.9
521.wrf_r	32	454	158	448	160	**451**	**159**	32	454	158	448	160	**451**	**159**
526.blender_r	32	**314**	**155**	313	156	314	155	32	313	156	**313**	**156**	313	155
527.cam4_r	32	**378**	**148**	380	147	372	150	32	**378**	**148**	380	147	372	150
538.imagick_r	32	160	496	160	496	**160**	**496**	32	158	503	158	502	**158**	**502**
544.nab_r	32	304	177	305	177	**304**	**177**	32	304	177	305	177	**304**	**177**
549.fotonik3d_r	32	968	129	961	130	**963**	**129**	32	968	129	961	130	**963**	**129**
554.roms_r	32	517	98.4	518	98.2	**517**	**98.3**	16	249	102	**249**	**102**	249	102

SPECrate®2017_fp_base = 165

SPECrate®2017_fp_peak = 168

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

```
The AMD64 AOCC Compiler Suite is available at
http://developer.amd.com/amd-aocc/
```

Submit Notes

```
The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.
```

Operating System Notes

```
'ulimit -s unlimited' was used to set environment stack size limit
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
To free node-local memory and avoid remote memory usage,
'sysctl -w vm.zone_reclaim_mode=1' run as root.
```

(Continued on next page)

Operating System Notes (Continued)

```
To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
To disable address space layout randomization (ASLR) to reduce run-to-run
variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

To enable Transparent Hugepages (THP) for all allocations,
'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and
'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
     "/home/cpu2017/amd_rate_aocc320_milanx_A_lib/lib;/home/cpu2017/amd_rate_
     aocc320_milanx_A_lib/lib32:"
MALLOC_CONF = "retain:true"
```

General Notes

```
Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using OpenSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)
jemalloc 5.1.0 is available here:
https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2
```

Platform Notes

```
BIOS Configuration
 SMT Mode set to Enabled
 NUMA nodes per socket set to NPS4
 ACPI SRAT L3 Cache As NUMA Domain set to Enabled
 DRAM Scrub Time set to Disabled
 Determinism Slider set to Power
 Memory Interleaving set to Disabled
 APBDIS set to 1
```

(Continued on next page)

Platform Notes (Continued)

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Wed Jun 22 01:10:31 2022

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name : AMD EPYC 7262 8-Core Processor
      2  "physical id"s (chips)
      32 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
      cpu cores : 8
      siblings  : 16
      physical 0: cores 0 4 8 12 16 20 24 28
      physical 1: cores 0 4 8 12 16 20 24 28

From lscpu from util-linux 2.33.1:
     Architecture:        x86_64
     CPU op-mode(s):      32-bit, 64-bit
     Byte Order:          Little Endian
     Address sizes:       43 bits physical, 48 bits virtual
     CPU(s):              32
     On-line CPU(s) list: 0-31
     Thread(s) per core:  2
     Core(s) per socket:  8
     Socket(s):           2
     NUMA node(s):        16
     Vendor ID:           AuthenticAMD
     CPU family:          23
     Model:               49
     Model name:          AMD EPYC 7262 8-Core Processor
     Stepping:            0
     CPU MHz:             2568.996
     CPU max MHz:         3200.0000
     CPU min MHz:         1500.0000
     BogoMIPS:            6387.94
     Virtualization:      AMD-V
     L1d cache:           32K
     L1i cache:           32K
     L2 cache:            512K
     L3 cache:            16384K
     NUMA node0 CPU(s):   0,16
     NUMA node1 CPU(s):   1,17
     NUMA node2 CPU(s):   2,18
```

(Continued on next page)

Platform Notes (Continued)

```
      NUMA node3 CPU(s):   3,19
      NUMA node4 CPU(s):   4,20
      NUMA node5 CPU(s):   5,21
      NUMA node6 CPU(s):   6,22
      NUMA node7 CPU(s):   7,23
      NUMA node8 CPU(s):   8,24
      NUMA node9 CPU(s):   9,25
      NUMA node10 CPU(s):  10,26
      NUMA node11 CPU(s):  11,27
      NUMA node12 CPU(s):  12,28
      NUMA node13 CPU(s):  13,29
      NUMA node14 CPU(s):  14,30
      NUMA node15 CPU(s):  15,31
      Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm
      constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq
      monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lahf_lm
      cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs
      skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_l3
      cdp_l3 hw_pstate sme ssbd mba sev ibrs ibpb stibp vmmcall fsgsbase bmi1 avx2 smep
      bmi2 cqm rdt_a rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves
      cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local clzero irperf xsaveerptr wbnoinvd
      arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists
      pausefilter pfthreshold avic v_vmsave_vmload vgif umip rdpid overflow_recov succor
      smca

  /proc/cpuinfo cache data
     cache size : 512 KB

  From numactl --hardware
  WARNING: a numactl 'node' might or might not correspond to a physical chip.
    available: 16 nodes (0-15)
    node 0 cpus: 0 16
    node 0 size: 128840 MB
    node 0 free: 128748 MB
    node 1 cpus: 1 17
    node 1 size: 129022 MB
    node 1 free: 128919 MB
    node 2 cpus: 2 18
    node 2 size: 129023 MB
    node 2 free: 128914 MB
    node 3 cpus: 3 19
    node 3 size: 129022 MB
    node 3 free: 128948 MB
    node 4 cpus: 4 20
    node 4 size: 128989 MB
    node 4 free: 128926 MB
```

(Continued on next page)

Platform Notes (Continued)

```
node 5 cpus: 5 21
node 5 size: 129022 MB
node 5 free: 128943 MB
node 6 cpus: 6 22
node 6 size: 129023 MB
node 6 free: 128912 MB
node 7 cpus: 7 23
node 7 size: 129010 MB
node 7 free: 128940 MB
node 8 cpus: 8 24
node 8 size: 129023 MB
node 8 free: 128958 MB
node 9 cpus: 9 25
node 9 size: 129022 MB
node 9 free: 128958 MB
node 10 cpus: 10 26
node 10 size: 129023 MB
node 10 free: 128950 MB
node 11 cpus: 11 27
node 11 size: 129022 MB
node 11 free: 128949 MB
node 12 cpus: 12 28
node 12 size: 129023 MB
node 12 free: 128936 MB
node 13 cpus: 13 29
node 13 size: 129022 MB
node 13 free: 128928 MB
node 14 cpus: 14 30
node 14 size: 129023 MB
node 14 free: 128965 MB
node 15 cpus: 15 31
node 15 size: 129022 MB
node 15 free: 128948 MB
node distances:
node   0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
  0:  10  11  12  12  12  12  12  12  32  32  32  32  32  32  32  32
  1:  11  10  12  12  12  12  12  12  32  32  32  32  32  32  32  32
  2:  12  12  10  11  12  12  12  12  32  32  32  32  32  32  32  32
  3:  12  12  11  10  12  12  12  12  32  32  32  32  32  32  32  32
  4:  12  12  12  12  10  11  12  12  32  32  32  32  32  32  32  32
  5:  12  12  12  12  11  10  12  12  32  32  32  32  32  32  32  32
  6:  12  12  12  12  12  12  10  11  32  32  32  32  32  32  32  32
  7:  12  12  12  12  12  12  11  10  32  32  32  32  32  32  32  32
  8:  32  32  32  32  32  32  32  32  10  11  12  12  12  12  12  12
  9:  32  32  32  32  32  32  32  32  11  10  12  12  12  12  12  12
 10:  32  32  32  32  32  32  32  32  12  12  10  11  12  12  12  12
 11:  32  32  32  32  32  32  32  32  12  12  11  10  12  12  12  12
```

(Continued on next page)

Platform Notes (Continued)

```
    12:  32  32  32  32  32  32  32  32  12  12  12  12  10  11  12  12
    13:  32  32  32  32  32  32  32  32  12  12  12  12  11  10  12  12
    14:  32  32  32  32  32  32  32  32  12  12  12  12  12  12  10  11
    15:  32  32  32  32  32  32  32  32  12  12  12  12  12  12  11  10

  From /proc/meminfo
     MemTotal:       2113672400 kB
     HugePages_Total:       0
     Hugepagesize:       2048 kB

  /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
     performance

  From /etc/*release* /etc/*version*
     os-release:
        NAME="SLES"
        VERSION="15-SP2"
        VERSION_ID="15.2"
        PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
        ID="sles"
        ID_LIKE="suse"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:15:sp2"

  uname -a:
     Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
     x86_64 x86_64 GNU/Linux

  Kernel self-reported vulnerability status:

  CVE-2018-12207 (iTLB Multihit):                          Not affected
  CVE-2018-3620 (L1 Terminal Fault):                       Not affected
  Microarchitectural Data Sampling:                        Not affected
  CVE-2017-5754 (Meltdown):                                Not affected
  CVE-2018-3639 (Speculative Store Bypass):                Mitigation: Speculative Store
                                                           Bypass disabled via prctl and
                                                           seccomp
  CVE-2017-5753 (Spectre variant 1):                       Mitigation: usercopy/swapgs
                                                           barriers and __user pointer
                                                           sanitization
  CVE-2017-5715 (Spectre variant 2):                       Mitigation: Full AMD retpoline,
                                                          IBPB: conditional, IBRS_FW, STIBP:
                                                           conditional, RSB filling
  CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
  CVE-2019-11135 (TSX Asynchronous Abort):                 Not affected

  run-level 3 Apr 17 06:12
```

(Continued on next page)

Platform Notes (Continued)

```
 SPEC is set to: /home/cpu2017
    Filesystem     Type  Size  Used Avail Use% Mounted on
    /dev/sda2      xfs   223G  9.6G  214G   5% /

 From /sys/devices/virtual/dmi/id
     Vendor:         Cisco Systems Inc
     Product:        To

 Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
 interpret this section. The 'dmidecode' program reads system data which is "intended to
 allow hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     16x 0xCE00 M386AAG40AM3-CWE 128 GB 4 rank 3200, configured at 1600
     16x Unknown Unknown

 BIOS:
    BIOS Vendor:       Cisco Systems, Inc.
    BIOS Version:      C225M6.4.2.1.30.0221222139
    BIOS Date:         02/21/2022
    BIOS Revision:     5.14

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C               | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                | 544.nab_r(base, peak)
------------------------------------------------------------------------------
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
------------------------------------------------------------------------------

==============================================================================
C++             | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
```

(Continued on next page)

Compiler Version Notes (Continued)

```
------------------------------------------------------------------------------

==============================================================================
C++, C          | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
------------------------------------------------------------------------------

==============================================================================
Fortran         | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                | 554.roms_r(base, peak)
------------------------------------------------------------------------------
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
------------------------------------------------------------------------------
```

(Continued on next page)

Compiler Version Notes (Continued)

```
==============================================================================
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
  LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
`clang`

C++ benchmarks:
`clang++`

Fortran benchmarks:
`flang`

Benchmarks using both Fortran and C:
`flang clang`

Benchmarks using both C and C++:
`clang++ clang`

Benchmarks using Fortran, C, and C++:
`clang++ clang flang`

Base Portability Flags

503.bwaves_r: `-DSPEC_LP64`
507.cactuBSSN_r: `-DSPEC_LP64`
508.namd_r: `-DSPEC_LP64`
510.parest_r: `-DSPEC_LP64`
511.povray_r: `-DSPEC_LP64`

(Continued on next page)

Base Portability Flags (Continued)

519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_CASE_FLAG -Mbyteswapio -DSPEC_LP64
526.blender_r: -funsigned-char -D__BOOL_DEFINED -DSPEC_LP64
527.cam4_r: -DSPEC_CASE_FLAG -DSPEC_LP64
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -z muldefs -lamdlibm -ljemalloc -lflang

C++ benchmarks:
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false
-mllvm -enable-loop-fusion -z muldefs -lamdlibm -ljemalloc -lflang

Fortran benchmarks:
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6

(Continued on next page)

Base Optimization Flags (Continued)

Fortran benchmarks (continued):
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -Hz,1,0x1 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-loop-fusion
-mllvm -enable-loopinterchange -mllvm -compute-interchange-order
-z muldefs -lamdlibm -ljemalloc -lflang

Benchmarks using both Fortran and C:
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -Hz,1,0x1 -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop
-mllvm -enable-loopinterchange -mllvm -compute-interchange-order
-z muldefs -lamdlibm -ljemalloc -lflang

Benchmarks using both C and C++:
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-mllvm -loop-unswitch-threshold=200000 -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes
-mllvm -convert-pow-exp-to-int=false -z muldefs -lamdlibm -ljemalloc

(Continued on next page)

Base Optimization Flags (Continued)

Benchmarks using both C and C++ (continued):
`-lflang`

Benchmarks using Fortran, C, and C++:
```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-mllvm -loop-unswitch-threshold=200000 -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes
-mllvm -convert-pow-exp-to-int=false -Hz,1,0x1 -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops -mllvm -lsr-in-nested-loop
-mllvm -enable-loopinterchange -mllvm -compute-interchange-order
-z muldefs -lamdlibm -ljemalloc -lflang
```

Base Other Flags

C benchmarks:
`-Wno-unused-command-line-argument`

C++ benchmarks:
`-Wno-unused-command-line-argument`

Fortran benchmarks:
`-Wno-unused-command-line-argument`

Benchmarks using both Fortran and C:
`-Wno-unused-command-line-argument`

Benchmarks using both C and C++:
`-Wno-unused-command-line-argument`

Benchmarks using Fortran, C, and C++:
`-Wno-unused-command-line-argument`

Peak Compiler Invocation

C benchmarks:
clang

C++ benchmarks:
clang++

Fortran benchmarks:
flang

Benchmarks using both Fortran and C:
flang clang

Benchmarks using both C and C++:
clang++ clang

Benchmarks using Fortran, C, and C++:
clang++ clang flang

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: -m64 -flto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-fstruct-layout=7 -mllvm -unroll-threshold=50
-fremap-arrays -flv-function-specialization
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc

538.imagick_r: Same as 519.lbm_r

544.nab_r: basepeak = yes

(Continued on next page)

Peak Optimization Flags (Continued)

C++ benchmarks:

508.namd_r: `-m64 -std=c++98 -mno-adx -mno-sse4a -Wl,-mllvm -Wl,-x86-use-vzeroupper=false -Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-function-specialize -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6 -Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3 -fveclib=AMDLIBM -ffast-math -finline-aggressive -mllvm -unroll-threshold=100 -flv-function-specialization -mllvm -enable-licm-vrp -mllvm -reroll-loops -mllvm -aggressive-loop-unswitch -mllvm -reduce-array-computations=3 -mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc`

510.parest_r: `basepeak = yes`

Fortran benchmarks:

503.bwaves_r: `-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching -Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-function-specialize -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6 -Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3 -fveclib=AMDLIBM -ffast-math -Mrecursive -mllvm -reduce-array-computations=3 -mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp -lamdlibm -ljemalloc -lflang`

549.fotonik3d_r: `basepeak = yes`

554.roms_r: `-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching -Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-function-specialize -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6 -Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3 -fveclib=AMDLIBM -ffast-math -Mrecursive -mllvm -reduce-array-computations=3 -mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp -Hz,1,0x1 -mllvm -fuse-tile-inner-loop -lamdlibm -ljemalloc -lflang`

Benchmarks using both Fortran and C:

521.wrf_r: `basepeak = yes`

(Continued on next page)

Peak Optimization Flags (Continued)

527.cam4_r: `basepeak = yes`

Benchmarks using both C and C++:

511.povray_r: `basepeak = yes`

526.blender_r: `-m64 -std=c++98 -mno-adx -mno-sse4a -Wl,-mllvm -Wl,-x86-use-vzeroupper=false -Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-function-specialize -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6 -Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3 -fveclib=AMDLIBM -ffast-math -fstruct-layout=7 -mllvm -unroll-threshold=50 -fremap-arrays -flv-function-specialization -mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true -mllvm -function-specialize -mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -finline-aggressive -mllvm -unroll-threshold=100 -mllvm -reroll-loops -mllvm -aggressive-loop-unswitch -lamdlibm -ljemalloc`

Benchmarks using Fortran, C, and C++:

507.cactuBSSN_r: `basepeak = yes`

Peak Other Flags

C benchmarks:
`-Wno-unused-command-line-argument`

C++ benchmarks:
`-Wno-unused-command-line-argument`

Fortran benchmarks:
`-Wno-unused-command-line-argument`

Benchmarks using both Fortran and C:
`-Wno-unused-command-line-argument`

Benchmarks using both C and C++:
`-Wno-unused-command-line-argument`

(Continued on next page)

Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:
`-Wno-unused-command-line-argument`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/aocc320-flags-A1.html`
`http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/aocc320-flags-A1.xml`
`http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.xml`

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-06-22 04:10:30-0400.
Report generated on 2022-08-02 17:45:43 by CPU2017 PS formatter v6442.
Originally published on 2022-08-02.