



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: May-2025

Software Availability: Jun-2025



### Hardware

CPU Name: Intel Xeon 6748P  
 Max MHz: 4100  
 Nominal: 2500  
 Enabled: 192 cores, 4 chips, 2 threads/core  
 Orderable: 2,4 Chips  
 Cache L1: 64 KB I + 48 KB D on chip per core  
 L2: 2 MB I+D on chip per core  
 L3: 192 MB I+D on chip per chip  
 Other: None  
 Memory: 2 TB (32 x 64 GB 2Rx4 PC5-6400B-R)  
 Storage: 1 x 400 GB NVME SSD  
 Other: CPU Cooling: Air

### Software

OS: SUSE Linux Enterprise Server 15 SP6  
 6.4.0-150600.21-default  
 Compiler: C/C++: Version 2025.2 of Intel oneAPI DPC++/C++ Compiler for Linux;  
 Fortran: Version 2025.2 of Intel Fortran Compiler for Linux;  
 C: Version 2024.2.1 of Intel oneAPI DPC++/C++ Compiler for Linux;  
 Parallel: No  
 Firmware: Version 6.0.2b released Jan-2026  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	384	408	1500	<b>410</b>	<b>1490</b>	410	1490	384	378	1620	<b>379</b>	<b>1610</b>	379	1610
502.gcc_r	384	356	1530	355	1530	<b>355</b>	<b>1530</b>	384	298	1830	298	1820	<b>298</b>	<b>1820</b>
505.mcf_r	384	205	3020	<b>205</b>	<b>3030</b>	205	3030	384	205	3020	<b>205</b>	<b>3030</b>	205	3030
520.omnetpp_r	384	<b>441</b>	<b>1140</b>	441	1140	441	1140	384	<b>441</b>	<b>1140</b>	441	1140	441	1140
523.xalancbmk_r	384	<b>148</b>	<b>2740</b>	148	2750	148	2730	384	<b>148</b>	<b>2740</b>	148	2750	148	2730
525.x264_r	384	147	4580	145	4640	<b>145</b>	<b>4640</b>	384	<b>140</b>	<b>4810</b>	140	4810	140	4790
531.deepsjeng_r	384	275	1600	<b>276</b>	<b>1600</b>	276	1590	384	275	1600	<b>276</b>	<b>1600</b>	276	1590
541.leela_r	384	407	1560	409	1560	<b>408</b>	<b>1560</b>	384	407	1560	409	1560	<b>408</b>	<b>1560</b>
548.exchange2_r	384	<b>213</b>	<b>4720</b>	218	4610	212	4750	384	<b>213</b>	<b>4720</b>	218	4610	212	4750
557.xz_r	384	470	882	<b>471</b>	<b>881</b>	471	880	384	470	882	<b>471</b>	<b>881</b>	471	880

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
tuned-adm was set to latency-performance using "tuned-adm profile latency-performance"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"  
MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM  
memory using Red Hat Enterprise Linux 8.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2026

**Hardware Availability:** May-2025

**Software Availability:** Jun-2025

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5 sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS settings:

Adjacent cache line prefetcher set to Disabled  
Patrol scrub set to Disabled  
XPT prefetch set to Disabled  
LLC prefetch set to Enabled  
Enhanced CPU performance set to Auto  
CPU Performance set to Custom

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197  
running on localhost Wed Apr 15 10:31:11 2026

SUT (System Under Test) info as seen by some common utilities.

-----  
Table of contents  
-----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Failed units, from systemctl list-units --state=failed
13. Services, from systemctl list-unit-files
14. Linux kernel boot-time arguments, from /proc/cmdline
15. cpupower frequency-info
16. tuned-adm active
17. sysctl
18. /sys/kernel/mm/transparent\_hugepage
19. /sys/kernel/mm/transparent\_hugepage/khugepaged
20. OS release
21. Disk information
22. /sys/devices/virtual/dmi/id
23. dmidecode
24. BIOS

-----  
1. uname -a  
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT\_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)  
x86\_64 x86\_64 x86\_64 GNU/Linux  
-----

2. w  
-----

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2026  
**Hardware Availability:** May-2025  
**Software Availability:** Jun-2025

### Platform Notes (Continued)

```
10:31:11 up 52 min, 1 user, load average: 0.39, 0.18, 0.17
USER      TTY      FROM          LOGIN@      IDLE        JCPU        PCPU        WHAT
root      pts/0    10.29.148.201 10:30       23.00s     0.99s      0.01s      -bash
```

3. Username  
From environment variable \$USER: root

4. ulimit -a  
core file size (blocks, -c) unlimited  
data seg size (kbytes, -d) unlimited  
scheduling priority (-e) 0  
file size (blocks, -f) unlimited  
pending signals (-i) 8253605  
max locked memory (kbytes, -l) 8192  
max memory size (kbytes, -m) unlimited  
open files (-n) 1024  
pipe size (512 bytes, -p) 8  
POSIX message queues (bytes, -q) 819200  
real-time priority (-r) 0  
stack size (kbytes, -s) unlimited  
cpu time (seconds, -t) unlimited  
max user processes (-u) 8253605  
virtual memory (kbytes, -v) unlimited  
file locks (-x) unlimited

5. sysinfo process ancestry  
/usr/lib/systemd/systemd --switched-root --system --deserialize=42  
sshd: /usr/sbin/sshd -D [listener] 0 of 10-100 startups  
sshd: root [priv]  
sshd: root@pts/0  
-bash  
-bash  
runcpu --nobuild -n 3 --action validate --define default-platform-flags --define numcopies=384 -c  
ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=192 --define physicalfirst  
--define invoke\_with\_interleave --define drop\_caches --tune base,peak -o all intrate  
runcpu --nobuild --iterations 3 --action validate --define default-platform-flags --define numcopies=384  
--configfile ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=192 --define  
physicalfirst --define invoke\_with\_interleave --define drop\_caches --tune base,peak --output\_format all  
--nopower --runmode rate --tune base:peak --size refrate intrate --nopreenv --note-preenv --logfile  
\$SPEC/tmp/CPU2017.116/templogs/preenv.intrate.116.0.log --lognum 116.0 --from\_runcpu 2  
specperl \$SPEC/bin/sysinfo  
\$SPEC = /home/cpu2017

6. /proc/cpuinfo  
model name : Intel(R) Xeon(R) 6748P  
vendor\_id : GenuineIntel  
cpu family : 6  
model : 173  
stepping : 1  
microcode : 0x1000405  
bugs : spectre\_v1 spectre\_v2 spec\_store\_bypass swapgs bhi  
cpu cores : 48  
siblings : 96  
4 physical ids (chips)  
384 processors (hardware threads)  
physical id 0: core ids 0-47

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2026

**Hardware Availability:** May-2025

**Software Availability:** Jun-2025

## Platform Notes (Continued)

```

physical id 1: core ids 0-47
physical id 2: core ids 0-47
physical id 3: core ids 0-47
physical id 0: apicids 0-95
physical id 1: apicids 128-223
physical id 2: apicids 256-351
physical id 3: apicids 384-479

```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

### 7. lscpu

From lscpu from util-linux 2.39.3:

```

Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Address sizes:          46 bits physical, 57 bits virtual
Byte Order:             Little Endian
CPU(s):                 384
On-line CPU(s) list:   0-383
Vendor ID:              GenuineIntel
BIOS Vendor ID:         Intel(R) Corporation
Model name:              Intel(R) Xeon(R) 6748P
BIOS Model name:        Intel(R) Xeon(R) 6748P  CPU @ 2.5GHz
BIOS CPU family:        179
CPU family:              6
Model:                  173
Thread(s) per core:    2
Core(s) per socket:    48
Socket(s):               4
Stepping:                1
CPU(s) scaling MHz:    21%
CPU max MHz:            4100.0000
CPU min MHz:            800.0000
BogoMIPS:                5000.00
Flags:                   fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat
                        pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
                        pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good
                        nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni
                        pclmulqdq dtes64 ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
                        pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
                        xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb
                        cat_l3 cat_l2 cdp_l3 intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp
                        ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
                        invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma
                        clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
                        xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                        cqm_mbm_local split_lock_detect user_shstk avx_vnni avx512_bf16
                        wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
                        hwp_pkg_req avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni vaes
                        vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid
                        bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear
                        serialize tsxldtrk pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile
                        amx_int8 flush_lld arch_capabilities

L1d cache:              9 MiB (192 instances)
L1i cache:              12 MiB (192 instances)
L2 cache:                384 MiB (192 instances)
L3 cache:                768 MiB (4 instances)
NUMA node(s):           4
NUMA node0 CPU(s):      0-47,192-239

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2026  
**Hardware Availability:** May-2025  
**Software Availability:** Jun-2025

### Platform Notes (Continued)

```

NUMA node1 CPU(s):          48-95,240-287
NUMA node2 CPU(s):          96-143,288-335
NUMA node3 CPU(s):          144-191,336-383
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit:    Not affected
Vulnerability Lltf:             Not affected
Vulnerability Mds:              Not affected
Vulnerability Meltdown:        Not affected
Vulnerability Mmio stale data:  Not affected
Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed:        Not affected
Vulnerability Spec rstack overflow: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1:      Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:      Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling;
                                PBRSE-eIBRS Not affected; BHI BHI_DIS_S
Vulnerability Srbds:           Not affected
Vulnerability Tsx async abort:  Not affected

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	9M	12	Data	1	64	1	64
L1i	64K	12M	16	Instruction	1	64	1	64
L2	2M	384M	16	Unified	2	2048	1	64
L3	192M	768M	16	Unified	3	196608	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0-47,192-239
node 0 size: 515338 MB
node 0 free: 513207 MB
node 1 cpus: 48-95,240-287
node 1 size: 516070 MB
node 1 free: 514752 MB
node 2 cpus: 96-143,288-335
node 2 size: 516032 MB
node 2 free: 514785 MB
node 3 cpus: 144-191,336-383
node 3 size: 515986 MB
node 3 free: 514764 MB
node distances:
node  0  1  2  3
 0:  10  21  21  21
 1:  21  10  21  21
 2:  21  21  10  21
 3:  21  21  21  10

```

9. /proc/meminfo

MemTotal: 2112949912 kB

10. who -r

run-level 3 Apr 15 09:39

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

Default Target Status

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2026  
**Hardware Availability:** May-2025  
**Software Availability:** Jun-2025

### Platform Notes (Continued)

multi-user      degraded

-----  
12. Failed units, from systemctl list-units --state=failed

```
UNIT          LOAD    ACTIVE SUB    DESCRIPTION
* sep5.service loaded failed failed systemd script to load sep5 driver at boot time
```

-----  
13. Services, from systemctl list-unit-files

```
STATE          UNIT FILES
enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance
                issue-generator kbdsettings klog lvm2-monitor nsd nvme-fc-boot-connections
                nvme-autoconnect postfix purge-kernels rollback rsyslog sep5 smartd sshd systemd-pstore
                wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled       autofs autyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                firewallD fsidd gpm grub2-once haveged ipmi ipmievD issue-add-ssh-keys kexec-load lunmask
                man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd serial-getty@
                smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures systemd-confext
                systemd-network-generator systemd-sysexT systemd-time-wait-sync systemd-timesyncd tuned
                udisks2 vncserver@
indirect       systemd-userdbd wickedd
```

-----  
14. Linux kernel boot-time arguments, from /proc/cmdline

```
BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=c9a29bb1-f95d-4e5a-816b-db69c8356128
mitigations=auto
quiet
security=apparmor
```

-----  
15. cpupower frequency-info

```
analyzing CPU 353:
  current policy: frequency should be within 800 MHz and 4.10 GHz.
                  The governor "performance" may decide which speed to use
                  within this range.

boost state support:
  Supported: yes
  Active: yes
```

-----  
16. tuned-adm active

```
Current active profile: latency-performance
```

-----  
17. sysctl

```
kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      3
vm.dirty_bytes                 0
vm.dirty_expire_centisecs     3000
vm.dirty_ratio                 20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio          1
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2026

**Hardware Availability:** May-2025

**Software Availability:** Jun-2025

### Platform Notes (Continued)

```

vm.nr_hugepages          0
vm.nr_hugepages_mempolicy 0
vm.nr_overcommit_hugepages 0
vm.swappiness            10
vm.watermark_boost_factor 15000
vm.watermark_scale_factor 10
vm.zone_reclaim_mode     0

```

```

-----
18. /sys/kernel/mm/transparent_hugepage
defrag          always defer defer+madvice [madvice] never
enabled         [always] madvice never
hpage_pmd_size 2097152
shmem_enabled   always within_size advise [never] deny force

```

```

-----
19. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs 60000
defrag                 1
max_ptes_none         511
max_ptes_shared       256
max_ptes_swap         64
pages_to_scan         4096
scan_sleep_millisecs 10000

```

```

-----
20. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6

```

```

-----
21. Disk information
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/nvme0n1p2 btrfs 371G 27G 341G 8% /home

```

```

-----
22. /sys/devices/virtual/dmi/id
Vendor:      Cisco Systems Inc
Product:     UCSX-410C-M8
Serial:      FVH2920P0DV

```

```

-----
23. dmidecode
Additional information from dmidecode 3.4 follows.  WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
1x 0xCE00 M321R8GA0PB2-CCPEC 64 GB 2 rank 6400
18x 0xCE00 M321R8GA0PB2-CCPKC 64 GB 2 rank 6400
13x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400

```

```

-----
24. BIOS
(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor:      Cisco Systems, Inc.
BIOS Version:     X410M8.6.0.2b.0.0130261958
BIOS Date:        01/30/2026

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2026  
**Hardware Availability:** May-2025  
**Software Availability:** Jun-2025

### Platform Notes (Continued)

BIOS Revision: 5.35

### Compiler Version Notes

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711  
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak) 525.x264\_r(base, peak)  
557.xz\_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605  
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.  
-----

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711  
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak) 525.x264\_r(base, peak)  
557.xz\_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605  
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.  
-----

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbnk\_r(base, peak) 531.deepsjeng\_r(base, peak)  
541.leela\_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605  
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 548.exchange2\_r(base, peak)  
-----

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605  
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.  
-----

### Base Compiler Invocation

C benchmarks:  
icx

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2026

**Hardware Availability:** May-2025

**Software Availability:** Jun-2025

## Base Compiler Invocation (Continued)

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

C++ benchmarks:

```
-w -std=c++14 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fdelayed-template-parsing
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2026

**Hardware Availability:** May-2025

**Software Availability:** Jun-2025

## Peak Compiler Invocation

C benchmarks (except as noted below):

icx

502.gcc\_r: icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Peak Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

502.gcc\_r: -D\_FILE\_OFFSET\_BITS=64

505.mcf\_r: -DSPEC\_LP64

520.omnetpp\_r: -DSPEC\_LP64

523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX

525.x264\_r: -DSPEC\_LP64

531.deepsjeng\_r: -DSPEC\_LP64

541.leela\_r: -DSPEC\_LP64

548.exchange2\_r: -DSPEC\_LP64

557.xz\_r: -DSPEC\_LP64

## Peak Optimization Flags

C benchmarks:

500.perlbench\_r: -w -std=c11 -m64 -Wl,-z,muldefs

-fprofile-generate(pass 1)

-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)

-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse

-funroll-loops -qopt-mem-layout-trans=4

-fno-strict-overflow -fno-strict-aliasing

-L/home/specdev/intel-compilers/compiler/2025.2/lib

-lqkmallo

502.gcc\_r: -m32 -L/home/specdev/intel-compilers/compiler/2024.2/lib32

-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)

-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)

-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse

-funroll-loops -qopt-mem-layout-trans=4

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X410c M8 (Intel Xeon 6748P 2.5 GHz processor)

SPECrate®2017\_int\_base = 2000

SPECrate®2017\_int\_peak = 2060

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

## Peak Optimization Flags (Continued)

502.gcc\_r (continued):

-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf\_r: basepeak = yes

525.x264\_r: -w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -fno-alias  
-L/home/specdev/intel-compilers/compiler/2025.2/lib  
-lqkmalloc

557.xz\_r: basepeak = yes

C++ benchmarks:

520.omnetpp\_r: basepeak = yes

523.xalancbmk\_r: basepeak = yes

531.deepsjeng\_r: basepeak = yes

541.leela\_r: basepeak = yes

Fortran benchmarks:

548.exchange2\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revJ.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revJ.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.9 on 2026-04-15 13:31:10-0400.

Report generated on 2026-05-19 17:27:56 by CPU2017 PDF formatter v6716.

Originally published on 2026-05-19.